

**AMENDMENT IN THE NATURE OF A SUBSTITUTE
TO H.R. 3447
OFFERED BY MR. HUIZENGA OF MICHIGAN**

Strike all after the enacting clause and insert the following:

1 SECTION 1. SHORT TITLE.

2 This Act may be cited as the “Chip Security Act”.

3 SEC. 2. SENSE OF CONGRESS.

4 It is the sense of Congress that—

5 (1) technology developed in the United States
6 should serve as the foundation for the global eco-
7 system of artificial intelligence to advance the for-
8 eign policy and national security objectives of the
9 United States and allies and partners of the United
10 States;

11 (2) the United States can foster goodwill,
12 strengthen relationships, and support innovative re-
13 search around the world by providing allies and
14 partners of the United States with advanced com-
15 puting capabilities;

16 (3) advanced integrated circuits and computing
17 hardware that is exported from the United States
18 must be protected from diversion, theft, and other

1 unauthorized use or exploitation in order to bolster
2 the competitiveness of the United States and protect
3 the national security of the United States;

4 (4) illegal diversion of advanced integrated cir-
5 cuits and computing hardware, particularly illegal
6 diversion to the People's Republic of China and the
7 Russian Federation, is a significant and growing
8 issue that undermines the United States' export con-
9 trols and threatens the United States' national secu-
10 rity;

11 (5) implementing chip security mechanisms will
12 improve enforcement of export control laws of the
13 United States, assist allies and partners with guard-
14 ing computing hardware, and enhance protections
15 from bad actors looking to access, divert, or tamper
16 with advanced integrated circuits and computing
17 hardware; and

18 (6) implementing chip security mechanisms may
19 help with the detection of smuggling or exploitation
20 of advanced integrated circuits and computing hard-
21 ware, thereby allowing for increased flexibility in ex-
22 port controls and opening the door for more inter-
23 national partners to receive streamlined and larger
24 shipments of advanced computing hardware.

1 **SEC. 3. DEFINITIONS.**

2 In this Act:

3 (1) APPROPRIATE CONGRESSIONAL COMMIT-
4 TEES.—The term “appropriate congressional com-
5 mittees” means—

6 (A) the Committee on Banking, Housing,
7 and Urban Affairs of the Senate; and

8 (B) the Committee on Foreign Affairs of
9 the House of Representatives.

10 (2) CHIP SECURITY MECHANISM.—The term
11 “chip security mechanism” means a software-,
12 firmware-, or hardware-enabled security mechanism
13 or a physical security mechanism, including—

14 (A) periodic on-site audits or inventories at
15 the end-user’s approved destination for the cov-
16 ered integrated circuit product;

17 (B) periodic attestations by a U.S.-
18 headquartered entity, or its subsidiaries, con-
19 firming that all covered integrated circuit prod-
20 ucts are accounted for, provided the Secretary
21 determines that the U.S.-headquartered entity
22 or its subsidiaries verifiably certifies that the
23 U.S.-headquartered entity or its subsidiaries
24 maintain continuous and sufficiently secure
25 control, operation, repair (to the extent such re-
26 pair is conducted by or under the direct super-

1 vision of the U.S.-headquartered entity or its
2 subsidiaries), and disposal of the covered inte-
3 grated circuit products;

4 (C) ping-based location verification
5 through a trusted landmark server utilizing se-
6 cure software- or firmware-enabled mechanisms;
7 or

8 (D) various other mechanisms, or combina-
9 tions of mechanisms, that the Secretary deter-
10 mines can verifiably demonstrate with signifi-
11 cant confidence that the covered integrated cir-
12 cuit product has not been illegally diverted to a
13 destination of concern.

14 (3) COVERED INTEGRATED CIRCUIT PROD-
15 UCT.—

16 (A) IN GENERAL.—The term “covered in-
17 tegrated circuit product” means a certain inte-
18 grated circuit, computer, or other product clas-
19 sified under Export Control Classification Num-
20 ber 3A090, 4A090, 5A002.z, related .z Export
21 Control Classification Numbers, or other func-
22 tionally equivalent or substantially similar
23 items.

24 (B) MODIFICATION.—The Secretary shall
25 routinely modify the definition of the term

1 “covered integrated circuit product” under sub-
2 paragraph (A) for the purposes of this Act to
3 ensure only integrated circuits, computers, elec-
4 tronic assembly, or components designed or
5 marketed for datacenter use are subject to the
6 requirements of this Act.

7 (C) EXCLUSION.—The term “covered inte-
8 grated circuit” does not include—

9 (i) covered integrated circuits or prod-
10 ucts containing a covered integrated circuit
11 that are not designed or marketed for use
12 in a data center;

13 (ii) microprocessor microcircuits, such
14 as central processing units, that are not
15 graphics processing units or similar prod-
16 ucts; or

17 (iii) network switch integrated circuits
18 whose dominant function is routing traffic
19 over a computing network.

20 (4) DESTINATION OF CONCERN.—The term
21 “destination of concern” means—

22 (A) a country subject to a U.S. arms em-
23 bargo listed under Country Group D:5 in Sup-
24 plement No. 1 to Part 740 of the Export Ad-
25 ministration Regulations under parts 730

1 through 774 of title 15, Code of Federal Regu-
2 lations; or

3 (B) any other country determined by the
4 Secretary.

5 (5) EXPORT, IN-COUNTRY TRANSFER, AND RE-
6 EXPORT.—The terms “export”, “in-country trans-
7 fer”, and “reexport” have the meanings given those
8 terms in section 1742 of the Export Control Reform
9 Act of 2018 (50 U.S.C. 4801).

10 (6) SECRETARY.—The term “Secretary” means
11 the Secretary of Commerce.

12 **SEC. 4. RULES OF CONSTRUCTION.**

13 Nothing in this Act may be construed to direct the
14 Secretary to—

15 (1) require any chip security mechanisms that
16 may hinder the capability or functionality of a cov-
17 ered integrated circuit product, such as a kill switch
18 or geofencing mechanism, or meaningfully under-
19 mine the cybersecurity of the covered integrated cir-
20 cuit product;

21 (2) mandate the incorporation of a location
22 verification mechanism on a covered integrated cir-
23 cuit product that requires physical changes to hard-
24 ware;

1 consultation with the heads of other relevant Federal de-
2 partments and agencies, shall initiate an assessment to—

3 (1) identify potential chip security mechanisms
4 to enable reliable verification of whether a covered
5 integrated circuit product has been illegally diverted
6 or accessed;

7 (2) develop incentives for facilitating industry-
8 wide incorporation of such chip security mecha-
9 nisms;

10 (3) conduct an analysis of the potential costs
11 associated with implementing such chip security
12 mechanisms; and

13 (4) recommend a set of chip security mecha-
14 nisms that would effectively detect diversion and
15 smuggling and is technically feasible, cost-effective,
16 and ensures the technology leadership of the United
17 States.

18 (b) **STAKEHOLDER ENGAGEMENT.**—In carrying out
19 the requirements under subsection (a), the Secretary shall
20 undertake a robust stakeholder engagement process to in-
21 form the development and implementation of chip security
22 mechanisms, which shall include—

23 (1) soliciting input from relevant stakeholders,
24 including—

1 (A) private sector entities involved in the
2 covered integrated circuit product supply chain;

3 (B) experts in software, firmware, hard-
4 ware security, cybersecurity, privacy, export
5 compliance, national security, and advanced ar-
6 tificial intelligence; and

7 (C) individuals from academic institutions,
8 federally funded research and development cen-
9 ters, Federal departments and agencies, and
10 other research organizations with relevant ex-
11 pertise; and

12 (2) incorporating stakeholder feedback to en-
13 sure that required chip security mechanisms are
14 operationally effective, scalable, and aligned with
15 best practices in security, privacy, and export com-
16 pliance.

17 (c) REPORT TO CONGRESS.—

18 (1) IN GENERAL.—Not later than 210 days
19 after the date of the enactment of this Act, the Sec-
20 retary shall submit to the appropriate congressional
21 committees a report on the results of the assessment
22 required by subsection (a), including—

23 (A) an identification of the chip security
24 mechanisms the Secretary plans to propose pur-
25 suant to implementing section 6;

1 (B) an identification of future research
2 and development directions that could be used
3 to enhance robustness of chip security mecha-
4 nisms and incentives to promote such research
5 and development directions;

6 (C) a roadmap for the timely implementa-
7 tion of the chip security mechanisms; and

8 (D) any recommendations for potential
9 modifications to relevant export controls to
10 allow for more flexibility with respect to the
11 countries to or in which covered integrated cir-
12 cuit products may be exported, reexported, or
13 in-country-transferred if the products include
14 chip security mechanisms.

15 (2) FORM.—The report required in this sub-
16 section shall be submitted in unclassified form but
17 may include a classified annex.

18 **SEC. 6. REQUIREMENTS FOR CHIP SECURITY MECHANISMS**
19 **FOR EXPORT, RE-EXPORT, OR IN-COUNTRY**
20 **TRANSFER OF COVERED INTEGRATED CIR-**
21 **CUIT PRODUCTS.**

22 (a) PRIMARY REQUIREMENTS.—

23 (1) IN GENERAL.—Not later than one year
24 after the date of the enactment of this Act, the Sec-
25 retary, in consultation with the Secretary of State,

1 the Secretary of Defense, and the Secretary of En-
2 ergy, shall require any covered integrated circuit
3 product that is exported, reexported, or in-country-
4 transferred to or within a foreign country to be se-
5 cured by a chip security mechanism that enables re-
6 liable verification of whether the product has been il-
7 legally diverted to destinations of concern, to the
8 maximum extent practicable, using techniques that
9 are feasible and appropriate on such date of enact-
10 ment.

11 (2) PROPOSED REGULATIONS.—

12 (A) IN GENERAL.—Not later than 270
13 days after the date of the enactment of this
14 Act, the Secretary shall promulgate proposed
15 regulations implementing the requirements of
16 paragraph (1).

17 (B) REQUIREMENTS.—In promulgating the
18 proposed regulations under subparagraph (A),
19 the Secretary shall—

20 (i) solicit public feedback on potential
21 guidance to clarify the categories of per-
22 sons subject to this requirement, how in-
23 formation should be securely shared be-
24 tween entities, and the procedures for sub-
25 mission of such notifications, in order to

1 ensure clarity regarding compliance obliga-
2 tions and implementation; and

3 (ii) issue guidance to clarify how the
4 regulations can be applied in nations with
5 data localization laws or data privacy laws,
6 providing flexibility if such laws require
7 novel or flexible approaches.

8 (3) FINAL RULE.—Not later than one year
9 after the date of the enactment of this Act, the Sec-
10 retary, in robust consultation with the public in a
11 manner determined appropriate by the Secretary
12 and in consultation with the heads of other relevant
13 Federal departments and agencies, shall promulgate
14 a final rule that includes a reporting requirement to
15 inform the Bureau of Industry and Security of the
16 Department of Commerce whenever chip security
17 mechanisms fail to confirm that any covered inte-
18 grated circuit product has not been illegally diverted
19 to a destination of concern, taking into account rea-
20 sonable time for persons to verify or repair the chip
21 security mechanism, identified in the final rule, in-
22 cluding instances in which there is evidence that a
23 product has been subjected to tampering or an at-
24 tempt at tampering, including efforts to disable,

1 spoof, falsify, manipulate, mislead, or circumvent
2 chip security mechanisms.

3 (4) STAKEHOLDER ENGAGEMENT.—In carrying
4 out this subsection, the Secretary shall undertake a
5 robust stakeholder engagement process to inform the
6 development and implementation of chip security
7 mechanisms, which shall include—

8 (A) soliciting input from relevant stake-
9 holders, including—

10 (i) private sector entities involved in
11 the covered integrated circuit product sup-
12 ply chain;

13 (ii) experts in software, firmware, and
14 hardware security, cybersecurity, privacy,
15 export compliance, national security, and
16 advanced artificial intelligence; and

17 (iii) individuals from academic institu-
18 tions, federally funded research and devel-
19 opment centers, Federal departments and
20 agencies, and other research organizations
21 with relevant expertise; and

22 (B) incorporating stakeholder feedback to
23 ensure that required chip security mechanisms
24 are operationally effective, scalable, and aligned

1 with best practices in security, privacy, and ex-
2 port compliance.

3 (b) ENHANCEMENTS TO CHIP SECURITY MECHA-
4 NISMS.—

5 (1) ASSESSMENT.—

6 (A) IN GENERAL.—Not later than two
7 years after the date of the enactment of this
8 Act, and annually thereafter for three years, the
9 Secretary, in consultation with the Secretary of
10 State, the Secretary of Defense, and the Sec-
11 retary of Energy, shall—

12 (i) conduct an assessment, in robust
13 consultation with the public in a manner
14 determined appropriate by the Secretary
15 and in consultation with the heads of other
16 relevant Federal departments and agen-
17 cies, to identify what enhancements, if any,
18 should be used to improve the chip security
19 mechanisms implemented under subsection
20 (a)(1)—

21 (I) to enhance compliance with
22 the requirements of the Export Con-
23 trol Reform Act of 2018 (50 U.S.C.
24 4801 et seq.);

1 (II) to detect the illegal diversion
2 of covered integrated circuit products;

3 (III) to identify and monitor
4 smuggling intermediaries;

5 (IV) to ensure United States
6 technology leadership;

7 (V) to ensure the orderly and ef-
8 fective implementation of the chip se-
9 curity mechanism; and

10 (VI) to address industry feedback
11 about the implementation of the chip
12 security mechanism;

13 (ii) if the Secretary identifies any
14 such enhancements, develop incentives for
15 facilitating industry-wide incorporation of
16 such enhancements for covered integrated
17 circuit products; and

18 (iii) where necessary, to expedite the
19 implementation of such enhancements and
20 identify and support research activities,
21 such as—

22 (I) updating and clarifying rel-
23 evant vulnerability and threat models;

24 (II) developing definitions, assets,
25 and other practices to support

1 traceability and provenance of mate-
2 rials and data across the product
3 lifecycle;

4 (III) developing updated data-
5 bases of existing trust and assurance
6 data practices; and

7 (IV) developing practices for im-
8 plementing chip security mechanisms
9 and sharing relevant information
10 across the product life cycle while pro-
11 tecting confidential intellectual prop-
12 erty.

13 (B) ELEMENTS.—The assessment required
14 by subparagraph (A) shall include—

15 (i) an examination of the feasibility,
16 reliability, and effectiveness of—

17 (I) methods and strategies that
18 prevent the tampering, disabling, or
19 other manipulating of covered inte-
20 grated circuit products; and

21 (II) any other method the Sec-
22 retary determines appropriate for the
23 prevention of unauthorized use, ac-
24 cess, or exploitation of covered inte-
25 grated circuit products;

1 (ii) an analysis of—

2 (I) the potential costs associated
3 with implementing each method exam-
4 ined under clause (i), including an
5 analysis of—

6 (aa) the potential impact of
7 the method on the performance
8 of covered integrated circuit
9 products; and

10 (bb) the potential for the in-
11 troduction of new vulnerabilities
12 into the products;

13 (II) the potential benefits of im-
14 plementing the methods examined
15 under clause (i), including an analysis
16 of the potential increase—

17 (aa) in compliance of cov-
18 ered integrated circuit products
19 with the requirements of the Ex-
20 port Control Reform Act of 2018
21 (50 U.S.C. 4801 et seq.);

22 (bb) in detecting and deter-
23 ring illegal diversion of the cov-
24 ered integrated circuit products;
25 and

1 (cc) in enhancing persons'
2 global inventory management;
3 and

4 (III) the susceptibility of the
5 methods examined under clause (i) to
6 tampering, disabling, or other forms
7 of manipulation; and

8 (iii) an estimate of the expected costs
9 to implement at-scale methods to tamper
10 with, disable, or manipulate a covered inte-
11 grated circuit product, or otherwise cir-
12 cumvent the methods examined under
13 clause (i).

14 (2) REPORT TO CONGRESS.—

15 (A) IN GENERAL.—Not later than two
16 years after the date of the enactment of this
17 Act, and annually thereafter for three years, the
18 Secretary shall submit to the appropriate con-
19 gressional committees a report on the results of
20 the assessment required by paragraph (1), in-
21 cluding—

22 (i) an identification of the chip secu-
23 rity mechanisms, if any, to be included in
24 the requirements for enhanced chip secu-
25 rity mechanisms;

1 (ii) an identification of research and
2 development directions that could be used
3 to improve the robustness of chip security
4 mechanisms and incentives to promote
5 such research and development directions;

6 (iii) if applicable, a roadmap for the
7 timely implementation of the enhanced
8 chip security mechanisms; and

9 (iv) any recommendations for modi-
10 fications to relevant export controls to
11 allow for more flexibility with respect to
12 the countries to or in which covered inte-
13 grated circuit products may be exported,
14 reexported, or in-country-transferred if the
15 products include enhanced chip security
16 mechanisms.

17 (B) FORM.—The report required by para-
18 graph (1) shall be submitted in unclassified
19 form, but may include a classified annex.

20 (3) IMPLEMENTATION.—

21 (A) IN GENERAL.—If any enhanced chip
22 security mechanisms identified pursuant to
23 paragraph (1)(A) are determined by the Sec-
24 retary to be appropriate, the Secretary may, not
25 later than two years after the date on which the

1 Secretary completes the assessment required by
2 paragraph (1), require any covered integrated
3 circuit product to incorporate the enhanced chip
4 security mechanisms, or for additional mecha-
5 nisms to be otherwise implemented, at the time
6 the product is exported, reexported, or in-coun-
7 try transferred to or in a foreign country.

8 (B) PRIVACY AND CYBERSECURITY.—In
9 assessing and developing requirements for en-
10 hanced chip security mechanisms under this
11 subsection, the Secretary shall prioritize mitiga-
12 tion of confidentiality and cybersecurity risk.

13 (c) ENFORCEMENT AUTHORITY.—In addition to the
14 penalty and enforcement authorities granted to the Sec-
15 retary under the Export Control Reform Act of 2018 (50
16 U.S.C. 4801 et seq.) or otherwise provided by law, in car-
17 rying out this section, the Secretary may—

18 (1) verify, in a manner the Secretary deter-
19 mines appropriate, the ownership and location of a
20 covered integrated circuit product that has been ex-
21 ported, reexported, or in-country transferred to or in
22 a foreign country;

23 (2) maintain a record of covered integrated cir-
24 cuit products and include in the record the location
25 and current end-user of each such product; and

1 (3) require any person involved in the design,
2 manufacture, sale, physical security, oversight, dis-
3 tribution, export, or licensed transfer of a covered
4 integrated circuit product being exported, re-ex-
5 ported, or in-country-transferred to a foreign coun-
6 try to provide the information needed to maintain
7 the record (such as essential information relating to
8 the chip security mechanisms, or the end-user of
9 covered integrated circuit products located outside of
10 the United States).

11 (d) FOREIGN COMPETITIVENESS ASSESSMENT AND
12 RELATED AUTHORITIES.—

13 (1) IN GENERAL.—The Secretary shall annually
14 assess the competitiveness of foreign covered inte-
15 grated circuit products in relation to United States
16 covered integrated circuit products.

17 (2) WAIVER.—The Secretary, in consultation
18 with the Secretary of State, the Secretary of De-
19 fense, and the Secretary of Energy, is authorized to
20 waive any requirements of this Act if the Secretary,
21 in consultation with such Secretaries, determines
22 that the implementation of chip security mechanisms
23 poses an undue burden on United States competi-
24 tiveness, is inconsistent with the national security in-
25 terests of the United States, and that exercising any

1 and all authorities under the Export Control Reform
2 Act of 2018 (50 U.S.C. 4801 et seq.) insufficiently
3 addressed issues arising from the presence of suffi-
4 cient volume of foreign covered integrated circuit
5 products not covered by the requirements of this
6 Act.

7 (3) CONGRESSIONAL NOTIFICATION.—At least
8 30 days prior to exercising the waiver described in
9 subparagraph (3), the Secretary shall provide a writ-
10 ten notification to the appropriate congressional
11 committees containing detailed quantitative analysis
12 demonstrating the rationale for the waiver and that
13 exercising any and all authorities under the Export
14 Control Reform Act of 2018 (50 U.S.C. 4801 et
15 seq.) insufficiently addressed issues arising from the
16 presence of sufficient volume of foreign covered inte-
17 grated circuit products not covered by the require-
18 ments of this Act.

19 (e) ENFORCEMENT.—A violation of any provision of
20 this Act, or of any regulation, order, license, or other au-
21 thorization issued pursuant to this Act shall be deemed
22 a violation of the Export Control Reform Act of 2018 (50
23 U.S.C. 4801 et seq.).

24 (f) ADMINISTRATIVE PROCEDURES.—The provisions
25 of section 1762 of the Export Control Reform Act of 2018

1 (50 U.S.C. 4821) shall apply to this Act in the same man-
2 ner and to the same extent as such provisions apply to
3 the Export Control Reform Act of 2018.

